



DF-2991

Second Year B. Sc. (Sem. III) Examination March / April - 2016

Electronics: Paper - IV

(Advance Digital Electronics & Circuit Design)

Time: 2 Hours] [Total Marks: 50

Instructions:

(1)

નીચે દર્શાવેલ 🚁 નિશાનીવાળી વિગતો ઉત્તરવહી પર અવશ્ય લખવી. Fillup strictly the details of 👉 signs on your answer book.	Seat No. :
Name of the Examination :	
SECOND YEAR B. Sc. (SEM. 3)	
Name of the Subject :](
◆ ELECTRONICS - 4	
Subject Code No.: 2 9 9 1 Section No. (1, 2,): 1	Student's Signature

- (2) All 28 questions are compulsory.
- (3) All symbols and abbreviations have their ususal meaning.
- (4) Figures to right indicate full marks.
- (5) Non-programmable calculators are allowed.
- (6) Assume data if necessary.

Q. 1 to 12 Multiple choice questions: (1 mark)

Q. 13 to 22 Multiple Choise Questions: (2 marks)

Q. 23 to 28 Multiple Choice Questions: (3 marks)

O.M.R. Sheet ભરવા અંગેની અગત્યની સૂચનાઓ આપેલ O.M.R. Sheetની પાછળ છાપેલ છે.

Important instructions to fillup O.M.R. Sheet are given back side of provided O.M.R. Sheet.

1	The	main difference between JK and RS fip-flop is that	
	(A)	JK flip-flop does not need a clock pulse	
	(B)	There is feedback in JK flip-flop	
	(C)	JK flip-flop accepts both inputs as 1	
	(D)	JK flip-flop is acronym of junction cathode multivibrator	
2	A fl	tip-flop has two out puts which are	
	(A)	always 0	
	(B)	always 1	
	(C)	always complementary	
	(D)	all of these stated	
3	Mas	ster-slave configuration is used in flip flops to	
	(A)	increase its clock rate	
	(B)	reduce power dissipation	
	(C)	eliminate the race round condition	
	(D)	improve the reliability	
4		ich of the following condition not allowed in S-R flip-flop using	
		R gates ?	
	, ,	S=0, R=0	
	` ´	S=0, R=1	
	` ´	S=1, R=0	
	(D)	S=1, R=1	
5		Which type of ROM can be erased by an electrical signal ?	
	(A)	ROM	
	(B)	mask ROM	
	` ′	EPROM	
	(D)	EEPROM	
6	Whi	ch type of ROM has to be custom built by the factory?	
	(A)	ROM	
	(B)	mask ROM	
	(C)	EPROM	
	(D)	None of these	

DF-	2991_	_A] 3 [Contd	l
	(D)	reciprocal	
	1 1	log	
	(B)	sum	
	(A)	product	
	equa	al to the of their individual MOD numbers.	
12	` /	en two counters are cascaded, the overall MOD number	is
		None of these	
	` ′	present as well as past inputs	
	(B)	present input only	
11			
11	In s	sequential circuits the present input depends on	
	(D)	6	
	(C)	5	
	(B)	45	
	(A)	3	
10		w many flip-flops are required to make a MOD-32 binanter ?	$\mathbf{r}\mathbf{y}$
	(D)	It has only a single output	
	(C)	It has no clock input	
	(B)	It has an invalid state	
	(A)	It has no enable input	
9	Wha	at is one disadvantage of an S-R flip flop ?	
	(D)		
		eight clock pulses	
	` ′	four clock pulses	
Ü		re must be one clock pulse	υ1 ,
8	To 8	serially shift a nibble (four bits) of data into a shift registe	er
	(D)	MOD-16 counter	
	` ′	decade counter	
	(B)	full-modulus counter	
•	(A)		
7	ABO	CD counter is a	

	FF's	s ?
	(A)	The clock and the S-R inputs must be pulse shaped
	(B)	The data is entered on the leading edge of the clock, and transferred out on the trailing edge of the clock.
	(C)	A pulse on the clock transfers data from input to output
	(D)	The synchronous inputs must be pulsed
14	An invalid condition in the operation of an active-HIGH input Service R latch occurs when	
	(A)	HIGHs are applied simultaneously to both inputs S and R
	(B)	LOWs are applied simultaneously to both inputs S and R
	(C)	a LOW is applied to the S input while a HIGH is applied to the R input
	(D)	a HIGH is applied to the S input while a LOW is applied to the R input
15		a general rule for stable flip-flop triggering the clock pulse rise fall times must be ":
	(A)	very long
	(B)	very short
	(C)	at a maximum value to enable the input control signals to stabilize
	(D)	of no consequence as long as the levels are within the determinate range of value

4

[Contd...

Which of the following best describes the action of pulse-triggered


13

DF-2991_A]

16	into	group of bits 11001 is serially shifted (right-mo a 5-bit parallel output shift register with an in 10. After three clock pulses, the register contains	nitial state
	(A)	01110	
	(B)	00001	
	(C)	00101	
	(D)	00110	
17	A 4-	bit parallel access shift register can be used for	·
	(A)	serial in/serial out operation	
	(B)	serial in/parallel out operation	
	(C)	parallel in/serial out operation	
	(D)	All of these	
18	•	chronous counters eliminate the delay problems en asynchronous counters because the :	ncountered
	(A)	input clock pulses are applied only to the first and	last stages
	(B)	input clock pulses are applied only to the last st	tage
	(C)	input clock pulses are not used to activate any of stages	the counter
	(D)	input clock pulses are applied simultaneously to	each stage
19	Wha	at is the difference between a 7490 and a 7492?	
	(A)	7490 is a MOD-12, 7492 is a MOD-10	
	(B)	7490 is a MOD-12, 7492 is a MOD-16	
	(C)	7490 is a MOD-16, 7492 is a MOD-10	
	(D)	7490 is a MOD-10, 7492 is a MOD-12	
DF-	2991_	_A] 5	[Contd

20		at type of register would shift a complete binary number in bit at a time and shift all the stored bits out one bit at a time?
	(A)	PISO
	(B)	SISO
	(C)	SIPO
	(D)	PIPO
21	Wha	at is meant by parallel-loading the register?
	(A)	Loading data in all four flip-flops at the same time
	(B)	Loading data in two of the flip-flops
	(C)	Momentarily disabling the synchronous SET and RESET inputs
	(D)	Shifting the data in all flip-flops simultaneously
22		at happens to the output in an asynchronous binary down nter whenever a clock pulse occurs ?
	(A)	The output word increases by 1
	(B)	The output word increases by 2
	(C)	The output word decreases by 1
	(D)	The output word decreases by 2

23	Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is
	(A) 1 kHz
	(B) 2 kHz
	(C) 4 kHz
	(D) 16 kHz
24	A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing
	(A) 1101
	(B) 0111
	(C) 0001
	(D) 1110
25	A MOD-16 ripple counter is holding the count 1001_2 . What will the count be after 31 clock pulses ?
	(A) 1000_2
	(B) 1010_2
	(C) 1011_2
	(D) 1101_2



- (A) 1
- (B) 1 or 4
- (C) 2
- (D) 5
- A 4 bit binary ripple counter and 4 bit synchronous counter uses with propagation delay time of 50 ns each. The possible maximum delay time required for the change the state will be for 4 bit ripple counter is _____ ns and for 4 bit synchronous counter is _____ns.
 - (A) 50, 50
 - (B) 200, 50
 - (C) 100, 100
 - (D) 200, 200
- The bit sequence 10011100 is serially entered (right-most bit first) into an 8-bit parallel out shift register that is initially clear. What are the Q outputs after four clock pulses?
 - (A) 10011100
 - (B) 11000000
 - (C) 00001100
 - (D) 11110000